# Study Scheme 2018 for M.Tech. VLSI Design

## Semester-1

<table>
<thead>
<tr>
<th>Sem</th>
<th>Course Code</th>
<th>Course Name</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Hrs</th>
<th>Internal</th>
<th>External</th>
<th>Total</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>MTVL-101-18</td>
<td>CMOS VLSI Design</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>MTVL-102-18</td>
<td>RTL Simulation &amp; Synthesis with PLD</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>MTVL-PE1X-18</td>
<td>Program Elective – 1</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>MTVL-PE2Y-18</td>
<td>Program Elective – 2</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>MTVL-111-18</td>
<td>VLSI Design Concepts LAB</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>4</td>
<td>60</td>
<td>40</td>
<td>100</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>MTVL-112-18</td>
<td>RTL Simulation &amp; Synthesis with PLD LAB</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>4</td>
<td>60</td>
<td>40</td>
<td>100</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>MTRM-101-18</td>
<td>Research Methodology and IPR</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>2</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>MTAU-AXX-18</td>
<td>Audit Course 1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td><strong>Total</strong></td>
<td></td>
<td>14</td>
<td>0</td>
<td>8</td>
<td>22</td>
<td>360</td>
<td>440</td>
<td>800</td>
<td>18</td>
</tr>
</tbody>
</table>

## Semester-2

<table>
<thead>
<tr>
<th>Sem</th>
<th>Course Code</th>
<th>Course Name</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Hrs</th>
<th>Internal</th>
<th>External</th>
<th>Total</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>MTVL-103-18</td>
<td>Analog, Digital &amp; Mixed Signal CMOS Design</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>MTVL-104-18</td>
<td>VLSI Design Verification &amp; Testing</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>MTVL-PE3X-18</td>
<td>Program Elective – 3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>MTVL-PE4Y-18</td>
<td>Program Elective – 4</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>MTVL-113-18</td>
<td>Analog, Digital &amp; Mixed Signal CMOS Design LAB</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>4</td>
<td>60</td>
<td>40</td>
<td>100</td>
<td>2</td>
</tr>
<tr>
<td>2</td>
<td>MTVL-114-18</td>
<td>VLSI Design Verification &amp; Testing LAB</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>4</td>
<td>60</td>
<td>40</td>
<td>100</td>
<td>2</td>
</tr>
<tr>
<td>2</td>
<td>MTVL-MPI-18</td>
<td>Mini Project</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>4</td>
<td>60</td>
<td>40</td>
<td>100</td>
<td>2</td>
</tr>
<tr>
<td>2</td>
<td>MTAC-AXY-18</td>
<td>Audit Course 2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td><strong>Total</strong></td>
<td></td>
<td>12</td>
<td>0</td>
<td>12</td>
<td>24</td>
<td>380</td>
<td>420</td>
<td>800</td>
<td>18</td>
</tr>
</tbody>
</table>
## Semester-3

<table>
<thead>
<tr>
<th>Sem</th>
<th>Course Code</th>
<th>Course Name</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Hrs</th>
<th>Internal</th>
<th>External</th>
<th>Total</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>MTVL-PE5X-18</td>
<td>Program Elective-V</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>MTOE-301X-18</td>
<td>Open Elective</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>40</td>
<td>60</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>MTAC-DS1-18</td>
<td>Dissertation Phase-I</td>
<td>0</td>
<td>0</td>
<td>20</td>
<td>20</td>
<td>60</td>
<td>40</td>
<td>100</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td><strong>Total</strong></td>
<td></td>
<td>6</td>
<td>0</td>
<td>20</td>
<td>26</td>
<td>140</td>
<td>160</td>
<td>300</td>
<td>16</td>
</tr>
</tbody>
</table>

## Semester-4

<table>
<thead>
<tr>
<th>Sem</th>
<th>Course Code</th>
<th>Course Name</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Hrs</th>
<th>Internal</th>
<th>External</th>
<th>Total</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>MTVL-DS2-18</td>
<td>Dissertation Phase-II</td>
<td>6</td>
<td>0</td>
<td>20</td>
<td>20</td>
<td>60</td>
<td>40</td>
<td>100</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td><strong>Total</strong></td>
<td></td>
<td>68</td>
<td>960</td>
<td>1060</td>
<td>2000</td>
<td>68</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### PROGRAMME ELECTIVE COURSES

<table>
<thead>
<tr>
<th>Programme Elective-I</th>
<th>Course Code</th>
<th>Course Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>MTVL-PE1A-18</td>
<td>CAD of Digital System</td>
<td></td>
</tr>
<tr>
<td>MTVL-PE1B-18</td>
<td>Advanced Digital Signal Processing</td>
<td></td>
</tr>
<tr>
<td>MTVL-PE1C-18</td>
<td>VLSI Interconnects</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Programme Elective-II</th>
<th>Course Code</th>
<th>Course Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>MTVL-PE2A-18</td>
<td>VLSI Technology</td>
<td></td>
</tr>
<tr>
<td>MTVL-PE2B-18</td>
<td>Memory Design and Testing</td>
<td></td>
</tr>
<tr>
<td>MTVL-PE2C-18</td>
<td>Embedded System Design</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Programme Elective-III</th>
<th>Course Code</th>
<th>Course Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>MTVL-PE3A-18</td>
<td>Low Power VLSI Design</td>
<td></td>
</tr>
<tr>
<td>MTVL-PE3B-18</td>
<td>Modeling and Simulation</td>
<td></td>
</tr>
<tr>
<td>MTVL-PE3C-18</td>
<td>Nano Materials &amp; Nano Technology</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Programme Elective-IV</th>
<th>Course Code</th>
<th>Course Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>MTVL-PE4A-18</td>
<td>Semiconductor Devices</td>
<td></td>
</tr>
<tr>
<td>MTVL-PE4B-18</td>
<td>Parallel Processing</td>
<td></td>
</tr>
<tr>
<td>MTVL-PE4C-18</td>
<td>System on Chip (SOC)</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Programme Elective-V</th>
<th>Course Code</th>
<th>Course Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>MTVL-PE5A-18</td>
<td>Sensor Technology and MEMS</td>
<td></td>
</tr>
<tr>
<td>MTVL-PE5B-18</td>
<td>Process and Device Characterization &amp; Measurements</td>
<td></td>
</tr>
<tr>
<td>MTVL-PE5C-18</td>
<td>RF Circuit Design</td>
<td></td>
</tr>
</tbody>
</table>
FIRST SEMESTER

M.Tech (VLSI Design)
Course Objective
This is one of the fundamental courses meant to give basic insight into CMOS technology and understand the concepts & behavior and working of CMOS circuits for better VLSI system design.

Course Outcomes
At the end of the course, students will be able to:
1. Understand the significance MOS technology in IC industry
2. Familiarity of CMOS circuit design and performance issues
3. Understand different logic techniques for high performance and low power IC applications

Unit 1: Introduction to MOS Circuits
MOS Transistor Theory - Introduction MOS Device Design Equations, MOS Transistor as a Switches, Pass Transistor, CMOS Transmission Gate, Complementary CMOS Inverter, Static Load MOS Inverters, Inverters with NMOS loads, Differential Inverter, Tri State Inverter, BiCMOS Inverter.

Unit 2: Circuit Characterization and Performance Estimation
Delay Estimation, Logical Effort and Transistor Sizing, Power Dissipation, Sizing Routing Conductors, Charge Sharing, Design Margin and Reliability.

Unit 3: CMOS Circuit and Logic Design
CMOS Logic Gate Design, Physical Design of CMOS Gate, Designing with Transmission Gates, CMOS Logic Structures, Clocking Strategies, I/O Structures.

Unit 4: CMOS Sub System Design
Data Path Operations-Addition/Subtraction, Parity Generators, Comparators, Zero/One Detectors, Binary Counters, ALUs, Multipliers, Shifters, Memory Elements, Control- FSM, Control Logic Implementation.

Unit 5: Low Power CMOS VLSI Design

Recommended Books
3. Neil H.E. Weste, David Harris, and Ayan Banerjee, *CMOS VLSI Design: A Circuits and Systems Perspective*
Course Objective
This is a basic course meant to give hands-on experience of various EDA tools for digital system design at RTL level simulation and implementation with different programmable devices available in the semiconductor industry.

Course Outcomes
At the end of this course, student will demonstrate the ability to:

1. Familiarity of Finite State Machines, RTL design using reconfigurable logic.
2. Design and develop IP cores and Prototypes with performance guarantees.
3. Use EDA tools like Cadence, Mentor Graphics and Xilinx.

Unit 1: Design Approaches
Top down approach to design; Design of FSMs (Synchronous and asynchronous), Static Timing analysis, Meta-stability, Clock issues, Need and design strategies for multi-clock domain designs.

Unit 2: Basics of VHDL and Verilog HDL
Design entry by VHDL - Features of VHDL, Capabilities, Syntax and Semantics of VHDL; Basic Language Elements - Data objects, Operators and signal assignments, Design Suits. Introduction to Verilog, Need of FSM, digital circuit design using FSM.

Unit 3: Programmable Devices

Unit 4: Design Techniques
Design for performance, Low power VLSI design techniques. Design for testability techniques - Ad-hoc, Partial and full scan techniques, BIST.

Unit 5: IP and Prototyping

Unit 6: Case Studies
Case studies and Speed issues.

Recommended Books
2. Donald D Givone, Digital Principles and Design, TMH
5. Doug Amos, Austin Lesia, Rene Richter, FPGA based prototyping Methodology Manual, Xilinx
6. Bob Zeidman, Designing with FPGAs & CPLDs, CMP Books
Course Objective
This course deals with Digital VLSI system design, testing, and verification using different latest CAD tools and make students readily trained for career in VLSI industry.

Course Outcomes
At the end of this course, the student will demonstrate the ability to:
1. Fundamentals of CAD tools for modeling, design, test, and verification of VLSI systems.
2. Study of various phases of CAD, including simulation, physical design, test, and verification.
3. Demonstrate knowledge of computational algorithms and tools for CAD.

Unit 1: Introduction to VLSI Methodologies

Unit 2: VLSI design automation tools
Data structures and basic algorithms, graph theory and Computational complexity, tractable and intractable problems.

Unit 3: General purpose methods for combinational optimization
Problem formulation, classification of partitioning algorithms, Group migration algorithms, simulated annealing & evolution, other partitioning algorithms.

Unit 4: Placement, floor planning & pin assignment
Problem formulation, simulation base placement algorithms, other placement algorithms, constraint based floor planning, floor planning algorithms for mixed block & cell design. General & channel pin assignment.

Unit 5: Global Routing
Problem formulation, classification of global routing algorithms, Maze routing algorithm, line probe algorithm, Steiner Tree based algorithms, ILP based approaches.

Unit 6: Detailed routing
Problem formulation, classification of routing algorithms, single layer routing algorithms, two layer channel routing algorithms, three layer channel routing algorithms, and switchbox routing algorithms. VHDL/Verilog based implementation of simple digital Combinational and Sequential circuits.

Recommended Books
3. Christoph Meinel & Thorsten Theobold, *Algorithm and Data Structures for VLSI Design*, KAP.
Course Objective
This course deals with fundamental concepts of digital signal processing at system level and provides skills in developing application oriented algorithms and implementation intricacies in advanced DSP processors.

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. To understand theory of different filters and algorithms
2. To understand theory of multirate DSP, solve numerical problems and write algorithms
3. To understand theory of prediction and solution of normal equations
4. To know applications of DSP at block level.

Unit 1: Overview of DSP
Overview of DSP, Characterization in time and frequency, FFT Algorithms, Digital Filter design and structures: Basic FIR/IIR filter design & structures, design techniques of linear phase FIR filters, IIR filters by impulse invariance, bilinear transformation, FIR/IIR Cascaded lattice structures, parallel realization of IIR.

Unit 2: Multi rate DSP
Multi rate DSP, Decimators and Interpolators, Sampling rate conversion, multistage decimator & interpolator, poly phase filters, QMF, digital filter banks, Applications in subband coding.

Unit 3: Filters
Linear prediction & optimum linear filters, stationary random process, forward-backward linear prediction filters, solution of normal equations, AR Lattice and ARMA Lattice-Ladder Filters, Wiener Filters for Filtering and Prediction.

Unit 4: Algorithms
Adaptive Filters, Applications, Gradient Adaptive Lattice, Minimum mean square criterion, LMS algorithm, Recursive Least Square algorithm.

Unit 5: Nonparametric and Parametric Methods

Unit 6: Applications of DSP
Application of DSP & Multi rate DSP, Application to Radar, introduction to wavelets, application to image processing, design of phase shifters, DSP in speech processing & other applications.
Recommended Books


Course Objective

This course provides basic knowledge about signaling issues that need be considered in system level VLSI design to suit high performance and low power applications.

Course Outcomes

At the end of this course, students will be able

- To understand theory of different metals used for routing in ICs
- To understand scaling issues in Interconnects and their impact on overall IC performance
- Familiarity with various interconnect strategies for high speed and low power, low noise applications

Unit 1: Interconnect Parameters

Resistance, Inductance, and Capacitance, Interconnect RC Delays: Elmore Delay Calculation. Interconnect Models: The lumped RC Model, the distributed RC Model, the transmission line model. SPICE Wire Models: Distributed RC lines in SPICE, Transmission line models in SPICE.

Unit 2: Scaling issues in interconnects


Unit 3: Repeater Design

Driving Interconnects for Optimum speed and power Short channel model of CMOS Repeater - Transient Analysis of an RC loaded CMOS repeater, Delay Analysis, Analytical power expressions: Dynamic power, Short circuit Power, Resistive Power Dissipation, CMOS Repeater insertion: Analytical expressions for delay and power of a repeater chain driving an RC load.

Unit 4: Advanced Interconnect Techniques

Reduced-swing Circuits, Current-mode Transmission Techniques.
Unit 5: Crosstalk
Theoretical basis and circuit level modeling of crosstalk, Energy dissipation due to crosstalk: Model for energy calculation of two coupled lines. Contribution of driver and interconnect to dissipated energy, Crosstalk effects in logic VLSI circuits: Static circuits, Dynamic circuits and various remedies.

Recommended Books

<table>
<thead>
<tr>
<th>MTVL-PE2A-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program Elective – 2 VLSI Technology</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective
This course gives insight into VLSI industry fabrication process from Silicon to IC.

Course Outcomes
At the end of this course, students will be able to:
1. Get exposure to detailed VLSI fabrication steps followed in fab houses
2. Understand the clean room concept and safety measurements followed at fabrication time.
3. Understand various techniques and methods use in ULSI fabrication: from raw material to IC

Unit 1: Environment for VLSI Technology
Clean room and safety requirements. Wafer cleaning processes and wet chemical etching techniques.

Unit 2: Impurity incorporation
Solid State diffusion modeling and technology; Ion Implantation modeling, technology and damage annealing; characterization of Impurity profiles.

Unit 3: Oxidation
Kinetics of Silicon dioxide growth both for thick, thin and ultrathin films. Oxidation Technologies in VLSI and ULSI; Characterization of oxide films; High k and low k dielectrics for ULSI.

Unit 4: Lithography
Photolithography, E-beam lithography and newer lithography techniques for VLSI/ULSI; Mask generation.

Unit 5: Chemical Vapour Deposition techniques
CVD techniques for deposition of polysilicon, silicon dioxide, silicon nitride and metal films; Epitaxial growth of silicon; modeling and technology.
Unit 6: Metal film deposition
Evaporation and sputtering techniques. Failure mechanisms in metal interconnects; Multi-level metallization schemes

Unit 7: Plasma and Rapid Thermal Processing
PECVD, Plasma etching and RIE techniques; RTP techniques for annealing, growth and deposition of various films for use in ULSI. Process integration for NMOS, CMOS and Bipolar circuits; Advanced MOS technology

Recommended Books
2. C.Y. Chang and S.M. Sze (Ed), ULSI Technology, McGraw-Hill Companies Inc.
4. B. Raj & Singh, VLSI Fabrication Technology, Laxmi Publications
7. A.S Grove, Physics and Technology of Semiconductor devices, John Wiley & Sons

MTVL-PE2B-18

<table>
<thead>
<tr>
<th>Program Elective – 2</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Design and Testing</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective
This course deals with fundamental designing concepts of various memory technologies, techniques and architectures and algorithms for modeling and testing the designed RAMs

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. understand different memory technologies
2. understand theory for designing of different memory architectures and issues related
3. understand theory for the testing of designed memories and explore different algorithm level fault modelling

Unit 1: Random Access Memory Technologies

Unit 2: Dynamic Random Access Memories (DRAMs)
DRAM Technology Development-CMOS DRAMs DRAMs Cell Theory and Advanced Cell Structures - BiCMOS DRAMs-Soft Error Failures in DRAMs Advanced DRAM Designs and Architecture-Application Specific DRAMs.

Unit 3: Nonvolatile Memories
Masked Read-Only Memories (ROMs)-High Density ROMs-Programmable Read Only Memories (PROMs)-Bipolar PROMs-CMOS PROMs-Erasable (UV) -Programmable Read-Only Memories (EPROMs)-Floating-Gate EPROM Cell-One-Time Programmable (OTP) EPROMs-Electrically Erasable PROMs (EEPROMs)-EEPROM Technology And Architecture-Nonvolatile SRAM-Flash Memories (EPROMs or EEPROM)-Advanced Flash Memory Architecture.
Unit 4: Memory Fault Modeling

Recommended Books

Course Objective
This course deals with embedded system designing concepts and developing embedded software with different RTOS and programming languages.

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. Understand concept of embedded system design and challenges in designing an embedded system.
2. Get exposure to designing of memory for embedded applications and interfacing protocols for different peripherals.
3. Understand working with Real time operating systems for embedded software development.
4. Get hands on with different programming languages for different type of embedded systems.

Unit 1: Introduction and Examples of Embedded Systems, Concept of Embedded System Design
Design challenge, Processor technology, IC technology, Design technology, Trade-offs. Custom single purpose processor hardware, general-purpose processor: introduction, basic architecture, operation, super-scalar and VLSI architecture, application specific instruction set processors (ASIPS), microcontrollers, digital signal processors, selecting a microprocessor.

Unit 2: Memory and interfacing modules
Unit 3: Design Tradeoffs
Design tradeoffs due to thermal considerations and Effects of EMI/ES etc. Software aspect of embedded systems: Challenges and issues in embedded software development, Co-design

Unit 4: Embedded software development environments
Real time operating systems, Kernel architecture: Hardware, Task/process control subsystem, Device drivers, Filesubsystem, system calls, Embedded operating systems, Task scheduling in embedded systems: task scheduler, first in first out, shortest job first, round robin, priority based scheduling, Context switch: Task synchronization: mutex, semaphore, Timers.

Unit 5: Types of embedded operating systems, Programming languages
Assembly languages, high level languages for embedded systems: Embedded system development process Determine the requirements, Design the system architecture, Choose the operating system, Choose the processor, Choose the development platform, Choose programming language, Coding issues, Code optimization, Efficient input/output Testing and debugging, Verify the software on the host system, Verify the software on the embedded system.

Recommended Books
3. Dreamteach Software team, Programming for Embedded System, AVR 8515 manual

<table>
<thead>
<tr>
<th>MTVL-111-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>VLSI Design Concepts LAB</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>60</td>
<td>40</td>
</tr>
</tbody>
</table>

Course Objective
This is one of the fundamental courses meant to give good hands on practice on latest EDA tools in VLSI industry for better understanding the VLSI design issues at circuit level.

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. Understand the device operation and different technology intricacies in VLSI circuits.
2. Good hands on different tool set of EDA tools (CADENCE, HSPICE) at circuit and layout level.

Part-A: Experiments
1. NMOS Inverter: Depletion and enhancement mode inverter circuit simulation and modification in circuit parameters.
2. CMOS Inverter: Circuit simulation, adjustment of W / L ratio of P & N channel MOS transistor for symmetrical drive output and loading consideration.
3. Scaling of CMOS Inverter for different technologies, study of secondary effects (temperature, power supply and process corners).
4. Layout of CMOS Inverter, extraction of parasitics and back annotation and related modifications in circuit parameters and layout.
IK Gujral Punjab Technical University, Kapurthala

**Part-B: Lab Projects**

Every individual student is required design one Lab Project under the supervision of course teacher. Topic of the project may be any from the theory contents and not limited to following list:

1. **Current Source / Mirror**: Circuit simulation of current mirror using BJT and MOS (Simple, Wilson and Widler configurations) study and modifications to improve power and load regulation. Layout of CMOS current mirror.
2. **8-Bit shift register cell**: Building of cell Library of logic gates and flip flops and building of 8-bit shift register from the same. Optimization of the same from layout and power considerations.
3. **Differential Amplifier**: Study of specifications of differential amplifier and design considerations. Study of input loading and biasing techniques.

<table>
<thead>
<tr>
<th>Course Code</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>MTVL-112-18</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>60</td>
<td>40</td>
</tr>
</tbody>
</table>

**Course Objective**

This is one of the fundamental courses meant to give good hands on practice on latest EDA tools in VLSI industry for better understanding of the Digital VLSI design at system level while working with various programmable devices.

**Course Outcomes**

At the end of this course student will demonstrate the ability to:

1. Identify, formulate, solve and implement problems in signal processing, communications systems etc using RTL design tools.
2. Use EDA tools like Xilinx, Cadence etc.

**Part-A: Experiments**

Verilog implementation of

1. 8:1 Mux/Demux,
2. Full Adder,
3. 8-bit Magnitude comparator,
4. Encoder/decoder,
5. Priority encoder,
6. D-FF,
7. 4-bit Shift registers (SISO, SIPO, PISO, bidirectional),
8. 3-bit Synchronous Counters, Binary to Gray converter,

**Part-B: Lab Projects**

Every individual student is required design one Lab Project under the supervision of course teacher. Topic of the project may be any from the theory contents and not limited to following list:

1. Sequence generator/detectors, Synchronous FSM – Mealy and Moore machines.
2. Vending machines - Traffic Light controller, ATM, elevator control.
3. PCI Bus & arbiter and downloading on FPGA.
4. UART/ USART implementation in Verilog.
5. Realization of single port SRAM in Verilog.
**Course Objective**

This is one of the fundamental courses which help post graduate students to better conduct their research problem in a systematic way and helps in how to take forward the research for communication.

**Course Outcomes**

At the end of this course student will demonstrate the ability to:

1. Understand research problem formulation.
2. Analyze research related information and follow research ethics
3. Understand that today’s world is controlled by Computer, Information Technology, but tomorrow world will be ruled by ideas, concept, and creativity.
4. Understanding that when IPR would take such important place in growth of individuals & nation, it is needless to emphasis the need of information about Intellectual Property Right to be promoted among students in general & engineering in particular.
5. Understand that IPR protection provides an incentive to inventors for further research work and investment in R & D, which leads to creation of new and better products, and in turn brings about, economic growth and social benefits.

**Unit 1: Research Problem**

Meaning of research problem, Sources of research problem, Criteria Characteristics of a good research problem, Errors in selecting a research problem, Scope and objectives of research problem. Approaches of investigation of solutions for research problem, data collection, analysis, interpretation, Necessary instrumentations

**Unit 2: Effective literature studies approaches**

Effective literature studies approaches, analysis Plagiarism, Research ethics

**Unit 3: Effective technical writing**

Effective technical writing, how to write report, Paper Developing a Research Proposal, Format of research proposal, a presentation and assessment by a review committee

**Unit 4: Nature of Intellectual Property**


**Unit 5: Patent Rights**


**Unit 6: Developments in IPR**

Administration of Patent System. New developments in IPR; IPR of Biological Systems, Computer Software etc. Traditional knowledge Case Studies, IPR and
Recommended Books

SECOND SEMESTER

M.Tech (VLSI Design)

<table>
<thead>
<tr>
<th>Course Code</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>MTVL-103-18</td>
<td></td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Analog, Digital & Mixed Signal CMOS Design

**Course Objective**
This is one of the basic VLSI course meant to give an overview of various CMOS based analog, digital and mixed signal logic circuits

**Course Outcomes**
At the end of this course student will demonstrate the ability to:
1. Analyze, design, optimize and simulate analog and digital circuits using CMOS constrained by the design metrics.
2. Connect the individual gates to form the building blocks of a system.

**Unit 1: Review**

Basic MOS structure and its static behavior, Quality metrics of a digital design: Cost, Functionality, Robustness, Power, and Delay, Stick diagram and Layout, Wire delay models. Inverter: Static CMOS inverter, Switching threshold and noise margin concepts and their evaluation, Dynamic behavior, Power.

**Unit 2: Physical design flow**

Floor planning, Placement, Routing, CTS, Power analysis and IR drop estimation-static and dynamic, ESD protection-human body model, Machine model. Combinational logic: Static CMOS design, Logic effort, Ratioed logic, Pass transistor logic, Dynamic logic, Speed and power dissipation in dynamic logic, Cascading dynamic gates, CMOS transmission gate logic.

**Unit 3: Sequential logic**

Static latches and registers, Bi-stability principle, MUX based latches, Static SR flip-flops, Master-slave edge-triggered register, Dynamic latches and registers, Concept of pipelining, Pulse registers, Non-bistable sequential circuit. Advanced technologies: Giga-scale dilemma, Short channel effects, High-\(k\), Metal Gate Technology, FinFET, TFET etc.

**Unit 4: Single Stage Amplifier**

CS stage with resistance load, Divide connected load, Currentsource load, Triode load, CS stage with source degeneration, Source follower, Common gate stage, Cascade stage, Choice of device models. Differential Amplifiers: Basic difference pair, Common mode response, Differential pair with MOS loads, Gilbert cell.

**Unit 5: Passive and active current mirrors**

Basic current mirrors, Cascade mirrors, Active current mirrors. Frequency response of CS stage: Source follower, Common gate stage, Cascade stage and difference pair, Noise.

**Unit 6: Operational amplifiers**

One stage OPAMP, Two stage OPAMP, Gain boosting, Common mode feedback, Slew rate, PSRR, Compensation of 2 stage OPAMP, Other compensation techniques.

**Recommended Books**

Course Objective
This is one of the fundamental VLSI courses meant to give a brief overview of verification and testing guidelines for digital circuits.

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. Familiarity of Front end design and verification techniques and create reusable test environments.
2. Will get exposure to testing methodologies ad ATPG algorithms for combinational and Sequential circuits.
3. Use EDA tools like Cadence.

Unit 1: Introduction
Introduction to testing, VLSI trends affecting testing,

Unit 2: Verification guidelines
Verification Process, Basic Testbench functionality, directed testing, Methodology basics, Constrained-Random stimulus, Functional coverage, Testbench components, Layered testbench, Building layered testbench, Simulation environment phases, Maximum code reuse, Testbench performance.

Unit 3: Data types
Built-in data types, Fixed-size arrays, Dynamic arrays, Queues, Associative, arrays, Creating new types with typedef, Creating user-defined structures, Type conversion, Enumerated types, Constants strings, Expression width.

Unit 4: Faults in Digital Circuits
Physical Faults, Stuck-at Faults, Stuck open Faults, Permanent, Intermittent and Pattern Sensitive Faults, Delay Faults, Modeling of faults, Logical Fault Models, Fault Equivalence, Fault dominance

Unit 5: Design Verification
Modeling Levels and Types of Simulators, True value simulation algorithm - Compiled-Code, Event-Driven; Fault Simulation algorithm- Serial, Parallel, Deductive and Concurrent Fault Simulation. Path Sensitization Methods, Roth’s D- Algorithm, PODEM Algorithm, Complexity of Sequential ATPG.

Unit 6: Design for Testability
Ad-hoc design, generic scan based design, classical scan based design, system level DFT approaches, Built-In self-test, test pattern generation for BIST, Circular BIST, BIST Architectures, Testable Memory Design, Test Algorithms, Boundary Scan Standard - TAP Controller, Test Instructions.

Recommended Books
IK Gujral Punjab Technical University, Kapurthala

4. General reuse information and resources [www.design-reuse.com](http://www.design-reuse.com)
5. OVM, UVM(on top of SV) [wwwverificationacademy.com](http://wwwverificationacademy.com)

<table>
<thead>
<tr>
<th>MTVL-PE3A-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program Elective – 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Low Power VLSI Design</td>
<td></td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

**Course Objective**

This course deals with low power design methods for various high performance and reliable VLSI Design varying from circuit to system level.

**Course Outcomes**

At the end of this course student will demonstrate the ability to:

1. Identify the sources of power dissipation in digital IC systems & understand the impact of power on system performance and reliability.
2. Characterize and model power consumption & understand the basic analysis methods.
3. Understand leakage sources and reduction techniques.

**Unit 1: Technology & Circuit Design Levels**

Sources of power dissipation in digital ICs, degree of freedom, recurring themes in low-power, emerging low power approaches, dynamic dissipation in CMOS, effects of Vdd&Vt on speed, constraints on Vt reduction, transistor sizing & optimal gate oxide thickness, impact of technology scaling, technology innovations.

**Unit 2: Low Power Circuit Techniques**

Power consumption in circuits, flip-flops & latches, high capacitance nodes, energy recovery, reversible pipelines, high performance approaches.

**Unit 3: Low Power Clock Distribution**

Power dissipation in clock distribution, single driver versus distributed buffers, buffers & device sizing under process variations, zero skew Vs.Tolerable skew, chip & package co-design of clock network.

**Unit 4: Logic Synthesis for Low Power estimation techniques**

Power minimization techniques, low power arithmetic components- circuit design styles, adders, multipliers.

**Unit 5: Low Power MemoryDesign**

Sources & reduction of power dissipation in memory subsystem, sources of power dissipation in DRAM & SRAM, low power DRAM circuits, low power SRAM circuits.

**Unit 6: Low Power Microprocessor Design System**
Power management support, architectural trade offs for power, choosing the supply voltage, low-power clocking, implementation problem for low power, comparison of microprocessors for power & performance.

Recommended Books


<table>
<thead>
<tr>
<th>MTVL-PE3B-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program Elective – 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>40</td>
<td>60</td>
</tr>
<tr>
<td>Modeling and Simulation</td>
<td></td>
<td>3</td>
<td>3</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Course Objective

This is course deals with various Modeling and Simulation schemes and their issues for components in an IC.

Course Outcomes

At the end of this course student will demonstrate the ability to:

1. Understand different modeling and timing issues for components in an IC
2. Understand extraction of statistical behavior of data and methods to find Probability
3. Understand various modeling schemes for simulation

Unit 1: Component model for ICs

Design rule checks, timing verification worst case delay simulation, setup and hold times for clocked devices; Behaviour modeling, structural modeling, simulation with the physical model; Hardware Description Language.

Unit 2: Statistical

Description of data, Data-fitting methods, Regression analysis, Analysis of Variance, Goodness of fit.

Unit 3: Probability and Random Processes

Discrete and Continuous Distribution, Central Limit theorem, Measure of Randomness, Monte Carlo Methods.

Unit 4: Stochastic Processes

Unit 5: Modelling and simulation

Concepts, Discrete-event simulation: Event scheduling/Time advance algorithms, Verification and validation of simulation models.

Unit 6: Continuous simulation

Modelling with differential equations, Example models, Bond Graph Modelling, Population Dynamics Modelling, System dynamics.

Recommended Books


<table>
<thead>
<tr>
<th>MTVL-PE3C-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program Elective – 3 Nano Materials &amp; Nano Technology</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective

This course deals with fundamental behavior of Nano Materials and competing nano technologies for various applications.

Course Outcomes

At the end of this course student will demonstrate the ability to:

1. To understand the basic science behind the design and fabrication of nano scale systems.
2. To understand and formulate new engineering solutions for current problems and competing technologies for future applications.
3. To be able make inter disciplinary projects applicable to wide areas by clearing and fixing the boundaries in system development.
4. To gather detailed knowledge of the operation of fabrication and characterization devices to achieve precisely designed systems.

Unit 1: Nanomaterials in one and higher dimensions,
Types of Nano-Materials, Special Magnetic Nanomaterials, Quantum mechanical Properties, Nanomaterials in dimensions.

Unit 2: Applications of one and higher dimension nano-materials
Applications of one and higher dimension nano-materials, Magneto Resistance effects in magnetic materials, Spin Valve Effect, Medical Nanomaterials.
Unit 3: Nano-lithography, micro electro-mechanical system (MEMS) and nano-phonics
Lithography, Some Tools of Micro Nano Fabrication micro electro-mechanical system (MEMS) and nano-phonics: Optical Nano materials
Excitons, band-gap variations-quantum confinement (quantum dots)

Unit 4: Unit 4: carbon nanotubes – synthesis and applications
Carbon nanotubes – synthesis, Functionalization and applications: CNT-FET, Memories

Unit 5: Interdisciplinary arena of nanotechnology-I
Nano Physics & Nano Electronics: SET, FinFET, Quantum computers, Optical Nanomaterials

Unit 6: Interdisciplinary arena of nanotechnology-II

Recommended Books

<table>
<thead>
<tr>
<th>MTVL-PE4A-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program Elective – 4 Semiconductor Devices Physics</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective
This course deals with fundamental concepts of Semiconductor Physics for modeling of various Semiconductor Devices and emerging Nano Devices

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. Fundamentals of quantum mechanics, transport phenomenon in semiconductor followed by two junctions three junction devices.
2. Study of energy band diagrams and equivalent models will help to understand the physics in ideal and non-ideal conditions.

Unit 1: Semiconductor Physics Fundamentals
Quantum Mechanics Concepts, Schrödinger wave equation, Carrier Concentration, Drift Velocity, Diffusion Transport Equation, Hall Effect, Continuity Equation, Carrier Generation and Recombination, Shockley Read Hall Theory of Recombination.

**Unit 2: PN Junction**


**Unit 3: Bipolar Junction Transistor**

Introduction to BJT, Transistor Action, Minority carrier distribution profile, Equivalent Models – Ebers - Molls Model, Gummel Poon Model, Non-ideal effects in BJT- Early effect, High Injection etc.

**Unit 4: MOSFET Modeling**

Introduction Interior Layer, MOS Transistor Current, Energy band diagram, Threshold Voltage, Work function difference, Flat band voltage, Depletion layer thickness, Charge distribution, C-V characteristics, I-V Characteristics.

**Unit 5: Non-ideal Effects in MOSFET**

Short Channel and Narrow Width Effect, Sub-threshold Conduction, Channel length modulation, Velocity saturation, VT roll-off, Dain Induced Barrier Lowering, Gate Induced Drain Leakage, Gate Tunneling, Punch through.

**Unit 6: Emerging Nano- Devices**

Introduction to Nano-devices and structures, Transport Phenomenon.

**Recommended Books**


**Course Objective**

This course deals with fundamental concepts of Parallel Processing and Parallel Programming techniques for various high-performance processor architectures.

**Course Outcomes**

At the end of this course student will demonstrate the ability to:
1. Identify limitations of different architectures of computer and significance of parallel processing and pipelining for better performance
2. Understand and critical review various parallel processor architectures: VLIW, Superscalar etc
3. Understand the details of performance enhancement Parallel Programming Techniques and Multithreading

Unit 1: Parallel Processing

Unit 1: Introduction
Overview of Parallel Processing and Pipelining, Performance analysis, Scalability.

Unit 2: Pipelining
Principles and implementation of Pipelining, Classification of pipelining processors, Advanced pipelining techniques, Software pipelining.

Unit 3: Case study
VLIW processors Case study: Superscalar Architecture- Pentium, Intel Itanium Processor, Ultra SPARC, MIPS on FPGA, Vector and Array Processor, FFT Multiprocessor Architecture.

Unit 4: Multithreading
Multithreaded Architecture, Multithreaded processors, Latency hiding techniques, Principles of multithreading, Issues and solutions.

Unit 5: Parallel Programming Techniques
Message passing program development, Synchronous and asynchronous message passing, Shared Memory Programming, Data Parallel Programming, Parallel Software Issues.

Unit 6: Applications
Operating systems for multiprocessors systems, Customizing applications on parallel processing platforms.

Recommended Books
2. Kai Hwang, Advanced Computer Architecture, TMH
3. V. Rajaraman, L. Sivaram Murthy, Parallel Computers, PHI.
5. Kai Hwang, Zhiwei Xu, Scalable Parallel Computing, MGH.
6. David Harris and Sarah Harris, Digital Design and Computer Architecture, Morgan Kaufmann.

<table>
<thead>
<tr>
<th>MTVL-PE4C-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program Elective – 4</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
<tr>
<td>System on Chip (SOC)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Course Objective
This course deals with fundamental concepts of system-on-chip approach of designing complex VLSI systems and challenges.

**Course Outcomes**

At the end of this course student will demonstrate the ability to:

1. Identify and formulate a given problem in the framework of SoC based design approaches.
2. Design SoC based system for engineering applications.
3. Realize impact of SoC on electronic design philosophy and Macro-electronics thereby incline towards entrepreneurship & skill development.

**Unit 1: ASIC**

ASIC - Overview of ASIC types, design strategies, CISC, RISC and NISC approaches for SOC architectural issues and its impact on SoC design methodologies, Application Specific Instruction Processor (ASIP) concepts.

**Unit 2: NISC**

NISC- NISC Control Words methodology, NISC Applications and Advantages, Architecture Description Languages (ADL) for design and verification of Application Specific Instruction set Processors (ASIP), No-Instruction-Set-computer (NISC)- design flow, modeling NISC architectures and systems, use of Generic Netlist Representation - A formal language for Specification, compilation and synthesis of embedded processors.

**Unit 3: Simulation**

Simulation - Different simulation modes, behavioral, functional, static timing, gate level, switch level, transistor/circuit simulation, design of verification vectors, Low power FPGA, Reconfigurable systems, SoC related modeling of data path design and control logic, Minimization of interconnects impact, clock tree design issues.

**Unit 4: Low power SoC design / Digital system**

Low power SoC design / Digital system, - Design synergy, Low power system perspective- power gating, clock gating, adaptive voltage scaling (AVS), Static voltage scaling, Dynamic clock frequency and voltage scaling (DCFS), building block optimization, building block memory, power down techniques, power consumption verification.

**Unit 5: Synthesis**

Synthesis- Role and Concept of graph theory and its relevance to synthesizable constructs, Walks, trails paths, connectivity, components, mapping/visualization, nodal and admittance graph. Technology independent and technology dependent approaches for synthesis, optimization constraints, Synthesis report analysis Single core and Multi core systems, dark silicon issues, HDL coding techniques for minimization of power consumption, Fault tolerant designs.

**Unit 6: Case Study**

Case study for overview of cellular phone design with emphasis on area optimization, speed improvement and power minimization.

**Recommended Books**

2. B. Al Hashimi, *System on chip-Next generation electronics*, The IET.
4. P Mishra and N Dutt, *Processor Description Languages*, Morgan Kaufmann.
Course Objective
This course provides good hands on practice of latest EDA tools to understand and to design various analog/digital CMOS based circuits.

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. Design digital and analog Circuit using CMOS.
2. Use EDA tools like Cadence, Mentor Graphics and other open source software tools

Part-A: Experiments

1. Use VDD=1.8V for 0.18um CMOS process, VDD=1.3V for 0.13um CMOS Process and VDD=1V for 0.09um CMOS Process.
   a) Plot ID vs. VGS at different drain voltages for NMOS, PMOS.
   b) Plot ID vs. VGS at particular drain voltage (low) for NMOS, PMOS and determine Vt.
   c) Plot log ID vs. VGS at particular gate voltage (high) for NMOS, PMOS and determine IOFF and sub-threshold slope.
   d) Plot ID vs. VDS at different gate voltages for NMOS, PMOS and determine Channel length modulation factor.
   e) Extract Vth of NMOS/PMOS transistors (short channel and long channel). Use VDS = 30mV.
      i. To extract Vth use the following procedure.
   f) Plot gmvs VGS using NGSPICE and obtain peak gm point.
   g) Plot y=ID/(gm)1/2 as a function of VGS using Ngspace.
   h) Use Ngspice to plot tangent line passing through peak gm point in y (VGS) plane and determine Vth.
   i) Plot ID vs. VDS at different drain voltages for NMOS, PMOS, plot DC load line and calculate gm, gds, gm/gds, and unity gain frequency.
      i. Tabulate your result according to technologies and comment on it.
2. Use VDD=1.8V for 0.18um CMOS process, VDD=1.2V for 0.13um CMOS Process and VDD=1V for 0.09um CMOS Process.
   a) Perform the following
      i. Plot VTC curve for CMOS inverter and thereon plot dVout vs. dVin and determine transition voltage and gain g. Calculate VII, VIH, NMH, NML for the inverter.
      ii. Plot VTC for CMOS inverter with varying VDD.
      iii. Plot VTC for CMOS inverter with varying device ratio.
   b) Perform transient analysis of CMOS inverter with no load and with load and determine tpHL, tplH, 20%-to-80% tr and 80%-to-20% tf. (use VPULSE = 2V, Cload = 50fF)
   c) Perform AC analysis of CMOS inverter with fanout 0 and fanout 1. (Use Cin= 0.012pF, Cload = 4pF, Rload = k).
3. Use Ngspice to build a three stage and five stage ring oscillator circuit in 0.18um and 0.13um technology and compare its frequencies and time period.
4. Perform the following
   i. Draw small signal voltage gain of the minimum-size inverter in 0.18um and 0.13um technology as a function of input DC voltage. Determine the small signal voltage gain at the switching point using Ngspice and compare the values for 0.18um and 0.13um process.
   ii. Consider a simple CS amplifier with active load, as explained in the lecture, with NMOS transistor MN as driver and PMOS transistor MP as load, in 0.18um technology. (W/L)MN=5, (W/L)MP=10 and L=0.5um for both transistors.
   iii. Establish a test bench, as explained in the lecture, to achieve VDSQ=VDD/2.
   iv. Calculate input bias voltage if bias current=50uA.
   v. Use Ngspice and obtain the bias current. Compare its value with 50uA.
   vi. Determine small signal voltage gain, -3dB BW and GBW of the amplifier using small signal analysis in Ngspice (consider 30fF load capacitance).
   vii. Plot step response of the amplifier for input pulse amplitude of 0.1V. Derive time constant of the output and compare it with the time constant resulted from -3dB BW.
   viii. Use Ngspice to determine input voltage range of the amplifier.

Part-B: Lab Projects

Every individual student is required design one Lab Project under the supervision of course teacher. Topic of the project may be any from the theory contents and not limited to following list:

1. Three OPAMP INA. Vdd=1.8V Vss=0V, CAD tool: Mentor Graphics DA. Note: Adjust accuracy options of the simulator (setup->options in GUI). Use proper values of resistors to get a three OPAMP INA with differential-mode voltage gain=10.
   i. Draw the schematic of op-amp macro model.
   ii. Draw the schematic of INA.
   iii. Obtain parameters of the op-amp macro model such that
      a. low-frequency voltage gain = 5x104,
      b. unity gain BW (fu) = 500KHz,
      c. input capacitance=0.2pF,
      d. output resistance
      e. CMRR=120dB
   iv. Draw schematic diagram of CMRR simulation setup.
   v. Simulate CMRR of INA using AC analysis (it's expected to be around 6dB below CMRR of OPAMP).
   vi. Plot CMRR of the INA versus resistor mismatches (for resistors of second stage only) changing from 5% to 5% (use AC analysis). Generate a separate plot for mismatch in each resistor pair. Explain how CMRR of OPAMP changes with resistor mismatches.
   vii. Repeat (iii) to (vi) by considering CMRR of all OPAMPs to be 90dB.

2. Consider voltage gain=2 for the first stage and voltage gain=5 for the second stage.
   i. Draw the schematic of op-amp macro model.
   ii. Draw the schematic of INA.
   iii. Obtain parameters of the op-amp macro model such that
      a. low-frequency voltage gain = 5x104,
      b. unity gain BW (fu) = 500KHz,
      c. input capacitance=0.2pF,
      d. output resistance
      e. CMRR=120dB
   iv. Draw schematic diagram of CMRR simulation setup.
   v. Simulate CMRR of INA using AC analysis (it's expected to be around 6dB below CMRR of OPAMP).
   vi. Plot CMRR of the INA versus resistor mismatches (for resistors of second stage only) changing from 5% to 5% (use AC analysis). Generate a separate plot for mismatch in each resistor pair. Explain how CMRR of OPAMP changes with resistor mismatches.
   vii. Repeat (iii) to (vi) by considering CMRR of all OPAMPs to be 90dB.

3. Technology: UMC 0.18um, VDD=1.8V. Use MAGIC or Microwind.
   i. Draw layout of a minimum size inverter in UMC 0.18um technology using MAGIC Station layout editor. Use that inverter as a cell and lay out three cascaded minimum-sized inverters. Use M1 as interconnect line between inverters.
   ii. Run DRC, LVS and RC extraction. Make sure there is no DRC error. Extract the netlist.
   iii. Use extracted netlist and obtain tPHLtPLH for the middle inverter using Eldo.
   iv. Use interconnect length obtained and connect the second and third inverter.
   v. Extract the new netlist and obtain tPHL and tPLH of the middle inverter. Compare new values of delay times with corresponding values obtained in part ‘c’.
Course Objective
This course provides good hands on practice of latest EDA tools to understand and to design, implement and test various digital VLSI designs.

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. Verify increasingly complex designs more efficiently and effectively.
2. Use EDA tools like Cadence, Mentor Graphics.

Experiments
1. Sparse memory
2. Semaphore
3. Mail box
4. Classes
5. Polymorphism
6. Coverage
7. Assertions
THIRD SEMESTER

M.Tech (VLSI Design)

<table>
<thead>
<tr>
<th>MTVL-PE5A-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program Elective – 5</td>
<td></td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
<tr>
<td>Sensor Technology and MEMS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Course Objective
This course deals with design and modeling of various sensors with MEMs and gives an overview of Micromachining techniques used for MEMs development.

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. Understand the concept of MEMS and their fabrication techniques review along with different sensors overview
2. Get an overview of Micromachining techniques used for MEMs development
3. Understand the modeling of smart sensors

Unit 1: Introduction

Unit 2: Micromachining techniques
Introduction to Bulk Micromachining, Isotropic and Orientation-Dependent Wet Etching, Dry Etching, Buried Oxide Process, Silicon Fusion Bonding, Sacrificial Layer Technology, Surface Micromachining using Plasma Etching, Combined 1C Technology and Anisotropic Wet Etching, Processes Using Both Bulk and Surface Micromachining, Adhesion Problems in Surface Micromachining, Surface Versus Bulk Micromachining.

Unit 3: Smart Sensors and Modeling
Introduction to Smart Sensors, Integrated Smart sensors and smart systems, MEMS and NEMS devices, Elastic structures in MEMS and NEMS, Modeling of Thermal Elasticsystems, Electrostatic-elastic systems, magnetically actuated systems, Microfluidics (Membrane Pumps, Nanolithography, Nano jets)

Recommended Books

<table>
<thead>
<tr>
<th>MTVL-PE5B-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program Elective – 5</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>
Course Objective
This course deals with the challenges in Device Characterization process which faces increasing challenges in electrical test for more and more sophisticated devices due to emergence of the new device technologies, new materials, processes development and integration.

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. Perform electrical on-wafer measurements of devices (Device Characterization) with various methods
2. Understand Generation-recombination statistics, Optical measurements for Recombination lifetime
3. Get introduced to Thin Film Thickness-Measurements

Unit 1: Resistivity
Wafer mapping, two point versus four point probe, resistivity profiling (differential hall effect, spreading resistance profiling), contactless methods. Carrier Doping: Capacitance-voltage(C-V), current-voltage(I-V), optical techniques. Contact resistance and Schottky Barriers: metal-semiconductor contacts, measurement techniques, schottky barrier height.

Unit 2: Defects

Unit 3: Recombination lifetime

Unit 4: Thin Film Thickness-Measurements

Recommended Books

### MTVL-PE5C-18

<table>
<thead>
<tr>
<th>Program Elective – 5</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>RF Circuit Design</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

**Course Objective**

This course deals with design issues in RF and Wireless Technology for power efficient RF Communication systems and how to implement them in VLSI.

**Course Outcomes**

At the end of this course student will demonstrate the ability to:

1. Understand RF and Wireless Technology issues and how to choose between them for an application based on various performance parameters.
2. Understand power efficiency techniques for high speed Mobile RF Communication systems.
3. Explore different Receiver and Transmitter Architectures at RF frequencies and their VLSI implementation.
4. Different Power amplifiers and Oscillators at RF frequencies.

**Unit 1: Introduction**


**Unit 2: Analog and Digital Modulation for RF circuits**

Comparison of various techniques for power efficiency. Coherent and Non coherent defection. Mobile RF Communication systems and basics of Multiple Access techniques.

**Unit 3: Receiver and Transmitter Architectures**


**Unit 4: Basic blocks in RF systems**
Basic blocks in RF systems and their VLSI implementation: Low Noise Amplifiers design in various technologies, Design of Mixers at GHz frequency range. Various Mixers, their working and implementations.

Unit 5: Oscillators

Unit 6: Power Amplifiers design
Power Amplifiers design. Linearization techniques, Design issues in integrated RF filters, Somediscussion on available CAD tools for RF VLSI designs

Recommended Books

**SUBJECTS OF OPEN ELECTIVES**

<table>
<thead>
<tr>
<th>MTOE-301A-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open Elective</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cost Management of Engineering Projects</td>
<td></td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

**Course Objective**
This is course deals with strategic cost management for engineering projects and useful quantitative techniques to implement

**Course Outcomes**
At the end of this course student will demonstrate the ability to:
1. Understand the cost calculation for decision-making about an engineering research project
2. Able to define Role of each member in the project team
3. Manage the project by applying Quantitative techniques for cost management

**Unit 1**
Introduction and Overview of the Strategic Cost Management Process

**Unit 2:**
Cost concepts in decision-making; Relevant cost, Differential cost, Incremental cost and Opportunity cost. Objectives of a Costing System; Inventory valuation; Creation of a Database for operational control; Provision of data for Decision-Making.
Unit 3:

Unit 4:

Recommended Books:
1. Cost Accounting A Managerial Emphasis, Prentice Hall of India, New Delhi
2. Charles T. Horngren and George Foster, Advanced Management Accounting
3. Robert S Kaplan Anthony A. Alkinson, Management & Cost Accounting
5. N.D. Vohra, Quantitative Techniques in Management, Tata McGraw Hill Book Co. Ltd.

MTOE-301B-18

<table>
<thead>
<tr>
<th>Open Elective</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Composite Materials</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective
This is course deals with Composite Materials and preparation/manufacturing of Metal Matrix Composites

Course Outcomes
At the end of this course student will demonstrate the ability to:
1. Understand the characteristics of Composite materials and their advantages and applications
2. Get exposure to Manufacturing of Metal Matrix Composites: Knitting, Braiding, Weaving and estimate Strength

Unit 1

Unit 2:
Reinforcements: Preparation- layup, curing, properties and applications of glass fibers, carbon fibers, Kevlar fibers and Boron fibers. Properties and applications of whiskers, particle reinforcements.
Mechanical Behavior of composites: Rule of mixtures, Inverse rule of mixtures. Isostrain and Isostress conditions.

**Unit 3:**

**Unit 4:**

**Unit 5:**
Strength: Laminar Failure Criteria-strength ratio, maximum stress criteria, maximum strain criteria, interacting failure criteria, hygrothermal failure. Laminate first play failure-insight strength; Laminate strength-ply discount truncated maximum strain criterion; strength design using caplet plots; stress concentrations.

**Recommended Books:**

<table>
<thead>
<tr>
<th>MTOE-301C-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open Elective Waste to Energy</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

**Course Objective**
This course deals with effective and cheap methods to convert waste into useful energy.

**Course Outcomes** At the end of this course student will demonstrate the ability to:
1. Understand various methods to convert agro, forest and industrial residue to useful energy
2. Get exposure Biomass Combustion, Biomass Gasification etc.

**Unit 1**
Introduction to Energy from Waste: Classification of waste as fuel – Agro based, Forest residue, Industrial waste - MSW – Conversion devices – Incinerators, gasifiers, digestors

**Unit 2:**

**Unit 3:**
Gasifier engine arrangement and electrical power – Equilibrium and kinetic consideration in gasifier operation.

Unit 4:
Biomass Combustion: Biomass stoves – Improved chullahs, types, some exotic designs, Fixed bed combustors, Types, inclined grate combustors, Fluidized bed combustors, Design, construction and operation - Operation of all the above biomass combustors.

Unit 5:
Biogas: Properties of biogas (Calorific value and composition) - Biogas plant technology and status - Bio energy system - Design and constructional features - Biomass resources and their classification - Biomass conversion processes - Thermo chemical conversion - Direct combustion - biomass gasification - pyrolysis and liquefaction - biochemical conversion - anaerobic digestion - Types of biogas Plants – Applications – Alcohol production from biomass - Bio diesel production - Urban waste to energy conversion - Biomass energy programme in India.

Recommended Books:

MTAC-AXX-18 Audit Courses -1

<table>
<thead>
<tr>
<th>MTAC-AO1-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>English for research paper writing</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective
This course is to develop skills in effective English writing to communicate the research work.

Course Outcomes
At the end of this course Students will be able to:
1. Understand that how to improve your writing skills and level of readability
2. Learn about what to write in each section
3. Understand the skills needed when writing a Title
4. Ensure the good quality of paper at very first-time submission

Unit 1
Planning and Preparation, Word Order, breaking up long sentences, Structuring Paragraphs and Sentences, Being Concise and Removing Redundancy, Avoiding Ambiguity and Vagueness

Unit 2

Unit 3
Review of the Literature, Methods, Results, Discussion, Conclusions, The Final Check.

Unit 4
Key skills are needed when writing a Title, key skills are needed when writing an Abstract, key skills are needed when writing an Introduction, skills needed when writing a Review of the Literature.

Unit 5
Skills are needed when writing the Methods, skills needed when writing the Results, skills are needed when writing the Discussion, skills are needed when writing the Conclusions.

Unit 6
Useful phrases, how to ensure paper is as good as it could possibly be the first-time submission.

Recommended Books:

<table>
<thead>
<tr>
<th>MTAC-A02-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Disaster Management</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective

This course is to develop skills in helping society during natural disasters and how to manage.

Course Outcomes

At the end of this course students will be able to:

1. Learn to demonstrate a critical understanding of key concepts in disaster risk reduction and humanitarian response.
2. Critically evaluate disaster risk reduction and humanitarian response policy and practice from multiple perspectives.
3. Develop an understanding of standards of humanitarian response and practical relevance in specific types of disasters and conflict situations.
4. Critically understand the strengths and weaknesses of disaster management approaches, planning and programming in different countries, particularly their home country or the countries they work in.

Unit 1
Introduction: Disaster: Definition, Factors And Significance; Difference Between Hazard And Disaster; Natural And Manmade Disasters: Difference, Nature, Types And Magnitude.
Unit 2
Repercussions Of Disasters And Hazards: Economic Damage, Loss Of Human And Animal Life, Destruction Of Ecosystem. Natural Disasters: Earthquakes, Volcanisms, Cyclones, Tsunamis, Floods, Droughts And Faminies, Landslides And Avalanches, Man-made disaster: Nuclear Reactor Meltdown, Industrial Accidents, Oil Slicks And Spills, Outbreaks Of Disease And Epidemics, War And Conflicts.

Unit 3
Disaster Prone Areas In India Study Of Seismic Zones; Areas Prone To Floods and Droughts, Landslides And Avalanches; Areas Prone To Cyclonic And Coastal Hazards With Special Reference To Tsunami; Post-Disaster Diseases And Epidemics.

Unit 4
Disaster Preparedness And Management Preparedness: Monitoring Of Phenomena Triggering A Disaster Or Hazard; Evaluation Of Risk: Application of Remote Sensing, Data From Meteorological And Other Agencies, Media Reports: Governmental And Community Preparedness.

Unit 5

Unit 6
Disaster Mitigation Meaning, Concept And Strategies Of Disaster Mitigation, Emerging Trends In Mitigation. Structural Mitigation And Non-Structural Mitigation, Programs Of Disaster Mitigation In India.

Recommended Books:
2. Sahni, PardeepEt.Al. (Eds.),” Disaster Mitigation Experiences And Reflections”, Prentice Hall Of India, New Delhi.

<table>
<thead>
<tr>
<th>MTAC-A03-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sanskrit For Technical Knowledge</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective
This course is to develop
1. A working knowledge in illustrious Sanskrit, the scientific language in the world
2. Learning of Sanskrit to improve brain functioning
3. Learning of Sanskrit to develop the logic in mathematics, science & other subjects enhancing the memory power
4. The engineering scholars equipped with Sanskrit will be able to explore the huge knowledge from ancient literature
Course Outcomes

At the end of this course students will be able to
1. Understanding basic Sanskrit language
2. Ancient Sanskrit literature about science & technology can be understood
3. Being a logical language will help to develop logic in students

Unit 1
Alphabets in Sanskrit, Past/Present/Future Tense, Simple Sentences.

Unit 2

Unit 3
Technical concepts of Engineering-Electrical, Mechanical, Architecture, Mathematics

Recommended Books:
1. “Abhyaspustakam” – Dr.Vishwas, Samskrita-Bharti Publication, New Delhi
2. “Teach Yourself Sanskrit” Prathama Deeksha-VempatiKutumbshastri, Rashtriya Sanskrit Sansthanam, New Delhi Publication

<table>
<thead>
<tr>
<th>MTAC-A04-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value Education</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective

This course is to develop
1. Value of education and self-development
2. Imbibe good values in students
3. Let the should know about the importance of character

Course Outcomes

At the end of this course students will be able to
1. Knowledge of self-development
2. Learn the importance of Human values
3. Developing the overall personality

Unit 1

Unit 2
Importance of cultivation of values, Sense of duty, Devotion, Self-reliance, Confidence, Concentration, Truthfulness, Cleanliness, Honesty, Humanity, Power of faith, National Unity, Patriotism, Love for nature, Discipline.
Unit 3

Personality and Behavior Development - Soul and Scientific attitude, Positive Thinking. Integrity and discipline, Punctuality, Love and Kindness, Avoid fault Thinking, Free from anger, Dignity of labour, Universal brotherhood and religious tolerance, True friendship, Happiness Vs suffering, love for truth, Aware of self-destructive habits, Association and Cooperation, Doing best for saving nature.

Unit 4

Character and Competence – Holy books vs Blind faith, Self-management and Good health, Science of reincarnation, Equality, Nonviolence, Humility, Role of Women, All religions and same message, Mind your Mind, Self-control, Honesty, Studying effectively.

Recommended Books:


MTAC-AXX-18 Audit Courses -2

<table>
<thead>
<tr>
<th>MTAC-A05-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Constitution of India</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective

This course is to
1. Understand the premises informing the twin themes of liberty and freedom from a civil rights perspective.
2. To address the growth of Indian opinion regarding modern Indian intellectuals’ constitutional role and entitlement to civil and economic rights as well as the emergence of nationhood in the early years of Indian nationalism.
3. To address the role of socialism in India after the commencement of the Bolshevik Revolution in 1917 and its impact on the initial drafting of the Indian Constitution.

Course Outcomes

Students will be able to:
1. Discuss the growth of the demand for civil rights in India for the bulk of Indians before the arrival of Gandhi in Indian politics.
2. Discuss the intellectual origins of the framework of argument that informed the conceptualization of social reforms leading to revolution in India.
3. Discuss the circumstances surrounding the foundation of the Congress Socialist Party [CSP] under the leadership of Jawaharlal Nehru and the eventual failure of the proposal of direct elections through adult suffrage in the Indian Constitution.

Unit 1:

Unit 2:
Philosophy of the Indian Constitution: Preamble, Salient Features.

Unit 3:

Unit 4:
Organs of Governance: Parliament, Composition, Qualifications and Disqualifications, Powers and Functions, Executive, President, Governor, Council of Ministers, Judiciary, Appointment and Transfer of Judges, Qualifications, Powers and Functions.

Unit 5:
Local Administration: District’s Administration head: Role and Importance, Municipalities: Introduction, Mayor and role of Elected Representative, CEO of Municipal Corporation, Panchayati raj: Introduction, PRI: ZilaPanchayat, Elected officials and their roles, CEO ZilaPanchayat: Position and role, Block level: Organizational Hierarchy (Different departments), Village level: Role of Elected and Appointed officials, Importance of grass root democracy.

Unit 6:
Election Commission: Election Commission: Role and Functioning, Chief Election, Commissioner and Election Commissioners, State Election Commission: Role and Functioning, Institute and Bodies for the welfare of SC/ST/OBC and women.

Recommended Books:
1. The Constitution of India, 1950 (Bare Act), Government Publication.

<table>
<thead>
<tr>
<th>MTAC-A06-18</th>
<th>Credits</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Int</th>
<th>Ext</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pedagogy Studies</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>40</td>
<td>60</td>
</tr>
</tbody>
</table>

Course Objective

This course is to inculcate better teaching methods/tools for future teachers to build a better education system to compete with the developed nations pedagogical practices.

Course Outcomes

Students will be able to understand:
1. What pedagogical practices are being used by teachers in formal and informal classrooms in developing countries?
2. What is the evidence on the effectiveness of these pedagogical practices, in what conditions, and with what population of learners?
3. How can teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy?

Unit 1:
Introduction and Methodology: Aims and rationale, Policy background, Conceptual framework and terminology, Theories of learning, Curriculum, Teacher education, Conceptual framework, Research questions, Overview of methodology and Searching.

Unit 2:
Thematic overview: Pedagogical practices are being used by teachers in formal and informal classrooms in developing countries, Curriculum, Teacher education.

Unit 3:
Evidence on the effectiveness of pedagogical practices, Methodology for the in depth stage: quality assessment of included studies, How can teacher education (curriculum and practicum) and the school, curriculum and guidance materials best support effective pedagogy? Theory of change, Strength and nature of the body of evidence for effective pedagogical practices, Pedagogic theory and pedagogical approaches, Teachers’ attitudes and beliefs and Pedagogic strategies.

Unit 4:
Professional development: alignment with classroom practices and follow-up support Peers’ support, Support from the head teacher and the community, Curriculum and assessment, Barriers to learning: limited resources and large class sizes.

Unit 5:
Research gaps and future directions - Research design, Contexts, Pedagogy, Teacher education, Curriculum and assessment, Dissemination and research impact.

Recommended Books:
Course Objective
This course helps to achieve overall health of body and mind and overcome stress

Course Outcomes
Students will be able to:
1. Develop healthy mind in a healthy body thus improving social health also
2. Improve efficiency

Unit 1:
Definitions of Eight parts of yog. (Ashtanga)

Unit 2:
Yam and Niyam, Do’s and Don’t’s in life. i) Ahinsa, satya, astheya, bramhacharya and aparigraha, ii) Shaucha, santosh, tapa, swadhyay, ishwarpriyanidhan.

Unit 3:
Asan and Pranayam, i) Various yog poses and their benefits for mind & body ii) Regularization of breathing techniques and its effects-Types of pranayam.

Recommended Books:
1. ‘Yogic Asanas for Group Tarining-Part-I” : Janardan Swami Yogabhyasi Mandal, Nagpur
2. “Rajayoga or conquering the Internal Nature” by Swami Vivekananda, AdvaitaAshrama(Publication Department), Kolkata

Course Objective
This course helps to achieve the highest goal happily, become a person with stable mind, pleasing personality and determination and awaken wisdom in students

Course Outcomes
Students will be able to
1. Study of Shrimad-Bhagwad-Geeta will help the student in developing his personality and achieve the highest goal in life
2. The person who has studied Geeta will lead the nation and mankind to peace and prosperity
3. Study of Neetishatakam will help in developing versatile personality of students.

Unit 1:
IK Gujral Punjab Technical University, Kapurthala

Neetisatakam-Holistic development of personality, Verses- 19,20,21,22 (wisdom), Verses- 29,31,32 (pride & heroism), Verses- 26,28,63,65 (virtue), Verses- 52,53,59 (dont’s), Verses- 71,73,75,78 (do’s).

Unit 2:
Approach to day to day work and duties, Shrimad BhagwadGeeta : Chapter 2-Verses 41, 47,48, Chapter 3-Verses 13, 21, 27, 35, Chapter 6-Verses 5,13,17, 23, 35, Chapter 18-Verses 45, 46, 48.

Unit 3:
Statements of basic knowledge, Shrimad Bhagwad Geeta: Chapter2-Verses 56, 62, 68 Chapter 12 - Verses 13, 14, 15, 16,17, 18, Personality of Role model. Shrimad Bhagwad Geeta: Chapter2-Verses 17, Chapter 3-Verses 36,37,42, Chapter 4-Verses 18, 38,39, Chapter18 – Verses 37,38,63.

Recommended Books:
1. “Srimad Bhagavad Gita” by Swami SwarupanandaAdvaita Ashram (Publication Department), Kolkata
2. Bhartrihari’s Three Satakam (Niti-sringar-vairagya) by P.Gopinath, RashtriyaSanskritSansthanam, New Delhi.